Optimal VLSI Design for a Highly-Safe Intelligent Vehicle Based on a System Integration Theory
基于系统集成理论的高安全智能汽车超大规模集成电路优化设计
基本信息
- 批准号:17300009
- 负责人:
- 金额:$ 8.58万
- 依托单位:
- 依托单位国家:日本
- 项目类别:Grant-in-Aid for Scientific Research (B)
- 财政年份:2005
- 资助国家:日本
- 起止时间:2005 至 2007
- 项目状态:已结题
- 来源:
- 关键词:
项目摘要
Intelligent algorithms, advanced VLSI architectures and a system integration theory are studied to develop a highly-safe intelligent vehicle.(1) System-Application-Level Design TheoryA real-world intelligent integrated system consists of three basic modules of environment recognition, prediction or estimation, and behavior planning. A system integration theory including derivation of performance specification is studied to bridge the gap between the various design levels as well as their VLSI-oriented intelligent algorithms.(2) Processing Module for Highly-Safe Intelligent VehiclesVLSI-oriented algorithms for road extraction, vehicle extraction and human extraction using 3-dimensional image information are developed. Moreover, motion estimation of a vehicle is done based on Bayesian Network The problem is equivalent to estimation of a driver's intention. The driver's intentions are hierarchically defined, so that the designed Bayesian Network becomes as simple as possible. Then, causal relation between the intentions is discussed to reflect the real-world motion process.(3) Optimal Design Theory of VLSI Processors for Intelligent Integrated SystemsTo achieve power minimization under a time/area constraint, high-level synthesis techniques are investigated based on scheduling and allocation. One typical example is a parallel VLSI for 3-dimensional image processing with optimal memory allocation which solves the data transfer bottleneck between processing elements and memory modules.(4) Reconfigurable VLSI ComputingFine-grained reconfigurable VLSIs for real-world applications superior to the conventional FPGAs are designed and implemented based on new architectures such as direct allocation of a control-data-flow graph, a bit-serial arithmetic operation, a dynamic control of power dissipation, and a logic-in-memory architecture utilizing nonvolatile devices.
研究智能算法、先进的VLSI架构和系统集成理论,开发高度安全的智能车辆。(1)系统应用级设计理论现实世界的智能集成系统由环境识别、预测或估计和行为规划三个基本模块组成。研究了包括性能规范推导在内的系统集成理论,以弥合不同设计水平及其面向VLSI的智能算法之间的差距。(2)高安全智能车辆处理模块开发了利用3维图像信息进行道路提取、车辆提取和人体提取的面向VLSI的算法。而且,车辆的运动估计是基于贝叶斯网络完成的。问题相当于估计驾驶员的意图。驾驶员的意图被分层定义,使得设计的贝叶斯网络变得尽可能简单。然后,讨论意图之间的因果关系以反映现实世界的运动过程。(3)智能集成系统的VLSI处理器的优化设计理论为了在时间/区域约束下实现功耗最小化,研究了基于调度和分配的高级综合技术。一个典型的例子是用于 3 维图像处理的并行 VLSI,具有最佳的内存分配,解决了处理元件和内存模块之间的数据传输瓶颈。(4)可重构 VLSI 计算优于传统 FPGA 的细粒度可重构 VLSI 是基于新架构设计和实现的,例如直接分配控制数据流图, 位串行算术运算、功耗的动态控制以及利用非易失性器件的内存中逻辑架构。
项目成果
期刊论文数量(0)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
A Field-programmable VLSI based on an asynchronous bit-serial architecture
- DOI:10.1093/ietele/e91-c.9.1419
- 发表时间:2008-09
- 期刊:
- 影响因子:0
- 作者:M. Hariyama;S. Ishihara;M. Kameyama
- 通讯作者:M. Hariyama;S. Ishihara;M. Kameyama
非同期ビットシリアルアーキテクチャに基づくフィールドプログラマブルVLSIの構成
基于异步位串行架构的现场可编程VLSI配置
- DOI:
- 发表时间:2007
- 期刊:
- 影响因子:0
- 作者:石原翔太;張山昌論;亀山充隆
- 通讯作者:亀山充隆
GA-Based Assignment of Supply and Threshold Voltages and Interconnection Simplification for Low Power VLSI Design
基于 GA 的电源和阈值电压分配以及低功耗 VLSI 设计互连简化
- DOI:
- 发表时间:2006
- 期刊:
- 影响因子:0
- 作者:Waidyasooriya Hasitha Muthumala;Masanori Hariyama;andMichitaka;Kameyama
- 通讯作者:Kameyama
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
数据更新时间:{{ journalArticles.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ monograph.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ sciAawards.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ conferencePapers.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ patent.updateTime }}
KAMEYAMA Michitaka其他文献
KAMEYAMA Michitaka的其他文献
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
{{ truncateString('KAMEYAMA Michitaka', 18)}}的其他基金
Multiple-Valued Reconfigurable VLSI Based on Adaptively Autonomous Operation
基于自适应自主操作的多值可重构VLSI
- 批准号:
23656230 - 财政年份:2011
- 资助金额:
$ 8.58万 - 项目类别:
Grant-in-Aid for Challenging Exploratory Research
Development of VLSI Processor Chip Family for Highly-Safe Intelligent Vehicles Based on Optimal Design Mythologies
基于优化设计神话的高安全智能汽车VLSI处理器芯片系列开发
- 批准号:
12555119 - 财政年份:2000
- 资助金额:
$ 8.58万 - 项目类别:
Grant-in-Aid for Scientific Research (B)
Development of a Chip Family for Ultra-Highly-Parallel Multiple-Valued Integrated Circuits and Its Applications
超高并行多值集成电路芯片族的研制及其应用
- 批准号:
09558025 - 财政年份:1997
- 资助金额:
$ 8.58万 - 项目类别:
Grant-in-Aid for Scientific Research (B)
High-Level Synthesis of High-Performance VLSI Processors for Intelligent Integrated System
智能集成系统高性能VLSI处理器的高水平综合
- 批准号:
09450162 - 财政年份:1997
- 资助金额:
$ 8.58万 - 项目类别:
Grant-in-Aid for Scientific Research (B)
Study on Multiple-Valued VLSI Processors for a Highly Safe Intelligent Vehicle
高安全智能汽车多值VLSI处理器研究
- 批准号:
07558151 - 财政年份:1995
- 资助金额:
$ 8.58万 - 项目类别:
Grant-in-Aid for Scientific Research (B)
Ultra-Parallel and Ultra-High-Speed Architecture for Ultimate Integration
超并行、超高速架构,实现终极集成
- 批准号:
07248102 - 财政年份:1995
- 资助金额:
$ 8.58万 - 项目类别:
Grant-in-Aid for Scientific Research on Priority Areas
Ultra-Highly-Parallel Arithmetic and Logic Circuits and Their Multiple-Valued Integration
超高并行算术逻辑电路及其多值集成
- 批准号:
06452386 - 财政年份:1994
- 资助金额:
$ 8.58万 - 项目类别:
Grant-in-Aid for Scientific Research (B)
Development of VLSI Processors for Robot Control with Ultra-High Performance in the Arithmetic Delay
超高性能算术延迟机器人控制VLSI处理器的开发
- 批准号:
04555076 - 财政年份:1992
- 资助金额:
$ 8.58万 - 项目类别:
Grant-in-Aid for Developmental Scientific Research (B)
Study on Post-Binary ULSI Sstems
后二元ULSI系统研究
- 批准号:
04044024 - 财政年份:1992
- 资助金额:
$ 8.58万 - 项目类别:
Grant-in-Aid for international Scientific Research
Ultra-Many-Valued, Highly Parallel Computing System for Biochip Implementation
用于生物芯片实现的超多值、高度并行计算系统
- 批准号:
03805033 - 财政年份:1991
- 资助金额:
$ 8.58万 - 项目类别:
Grant-in-Aid for General Scientific Research (C)
相似海外基金
CAREER: Next Generation of High-Level Synthesis for Agile Architectural Design (ArchHLS)
职业:下一代敏捷架构设计高级综合 (ArchHLS)
- 批准号:
2338365 - 财政年份:2024
- 资助金额:
$ 8.58万 - 项目类别:
Continuing Grant
SHF: Medium: Automating High Level Synthesis via Graph-Centric Deep Learning
SHF:中:通过以图为中心的深度学习实现高级综合自动化
- 批准号:
2211557 - 财政年份:2022
- 资助金额:
$ 8.58万 - 项目类别:
Continuing Grant
SHF: EAGER: Deep High Level Synthesis Via Simultaneous Optimization across Multiple Domains of the VLSI CAD Flow
SHF:EAGER:通过 VLSI CAD 流程的多个域同时优化进行深度高级综合
- 批准号:
2035610 - 财政年份:2020
- 资助金额:
$ 8.58万 - 项目类别:
Standard Grant
SaTC: CORE: Small: A High Level Synthesis Approach to Logic Obfuscation
SaTC:核心:小:逻辑混淆的高级综合方法
- 批准号:
1953285 - 财政年份:2020
- 资助金额:
$ 8.58万 - 项目类别:
Standard Grant
Multi-Paradigm High-Level Synthesis Framework with Productive Performance Optimization Capability
具有高效性能优化能力的多范式高级综合框架
- 批准号:
19H04075 - 财政年份:2019
- 资助金额:
$ 8.58万 - 项目类别:
Grant-in-Aid for Scientific Research (B)
Profiling-Driven Pipelining in High-Level Synthesis
高级综合中分析驱动的流水线
- 批准号:
541737-2019 - 财政年份:2019
- 资助金额:
$ 8.58万 - 项目类别:
University Undergraduate Student Research Awards
SHF: Small: Graph-X: Exploiting Hidden Parallelism of Irregular and Non-Stencil Computation in High-Level Synthesis
SHF:小:Graph-X:在高级综合中利用不规则和非模板计算的隐藏并行性
- 批准号:
1908177 - 财政年份:2019
- 资助金额:
$ 8.58万 - 项目类别:
Standard Grant
FPGA high-level synthesis and virtualization
FPGA高级综合和虚拟化
- 批准号:
492938-2015 - 财政年份:2018
- 资助金额:
$ 8.58万 - 项目类别:
Collaborative Research and Development Grants
Improving High-Level Synthesis Generated Circuits through Memory Partitioning
通过内存分区改进高级综合生成电路
- 批准号:
518866-2018 - 财政年份:2018
- 资助金额:
$ 8.58万 - 项目类别:
Alexander Graham Bell Canada Graduate Scholarships - Doctoral
Performance Estimation in High-Level Synthesis
高级综合中的性能评估
- 批准号:
510779-2017 - 财政年份:2017
- 资助金额:
$ 8.58万 - 项目类别:
University Undergraduate Student Research Awards














{{item.name}}会员




