课题基金 / 基金详情

U.S.-Korea Cooperative Research: High Performance Synthesis with Wave Pipelining

U.S.-Korea Cooperative Research: High Performance Synthesis with Wave Pipelining
美韩合作研究:波浪流水线的高性能合成
批准号:
9311863
负责人:
Maciej Ciesielski
金额:
$1.62万
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
1994
资助国家:
美国
项目状态:
已结题
起止时间:
1994-06-15 至 1996-11-30

项目摘要

项目成果

Maciej Ciesielski的其他基金

相似基金

相关文献

中文摘要
翻译
9311863 Ciesielski本奖项提供资金,允许博士。马塞诸塞大学阿姆赫斯特分校电子与计算机工程系的Maciej Ciesielski和Wayne Burleson。韩国釜山国立大学计算机科学系的Whangue Cho和计算机工程系的Saeyang Yang进行了为期24个月的波浪管道高性能合成合作研究。这次合作的目的是交换合成技术、工具和基准,试图发现适当的方法来重组组合和顺序逻辑,以促进波浪管道。他们的研究任务包括研究架构和逻辑重构的方法,使电路能够以最小的面积开销优化流水线。波形流水线是一种在逻辑上实现流水线的高性能电路设计方法。因此,与不同时钟周期相关的多个计算信号可以同时通过该逻辑传播。在目前的研究中,合作者将对波管道进行正式处理,其中他们将描述为了安全地通过计算块传播多个信号而必须满足的时间约束。合作者被认为是该提案领域的专家。该项目与美韩合作科学项目的目标相关,该项目旨在通过科学信息、思想、技能和技术的交流以及在互利问题上的合作,提高美韩科学家和工程师之间的合作水平。美国科学家们将利用韩国主要电子产业和国家出资的超大规模集成电路研究实验室,享受独特的研究和实验环境,并与韩国同行保持密切的研究合作。韩国参与该项目得到了韩国科学工程财团(KOSEF)的支持。该项目在美国国家科学基金(NSF)资助下为PI的研究增加了一个国际合作的维度。mip - 9208267。***
英文摘要
9311863 Ciesielski This award provides funds to permit Drs. Maciej Ciesielski and Wayne Burleson, Department of Electrical and Computer Engineering, University of Massachusetts/Amherst, to pursue with Drs. Whangue Cho and Saeyang Yang, Departments of Computer Science and Computer Engineering, respectively, Pusan National University, Korea, for 24 months, a program of cooperative research on high performance synthesis with wave pipelining. The objective of this collaboration is to exchange synthesis techniques, tools, and benchmarks in an attempt to discover appropriate methods for restructuring combinational and sequential logic to facilitate wave-pipelining. Their research tasks involve studying methods of architectural and logic restructuring such that a circuit can be optimally pipelined with minimum area overhead. Wave pipelining is a method of high-performance circuit design which implements pipelining in logic. As a result, several computational signals related to different clock cycles can propagate through the logic simultaneously. In the present research, the collaborators will undertake a formal treatment of wave-pipelining in which they will describe the timing constraints which must be met in order to safely propagate multiple signals through a computational block. The collaborators are recognized as experts in the field of the proposal. This project is relevant to the objectives of the U.S.-Korea Cooperative Science Program which seeks to increase the level of cooperation between U.S. and Korean scientists and engineers through the exchange of scientific information, ideas, skills, and techniques and through collaboration on problems of mutual benefit. The U.S. scientists will benefit from the unique research and experimental environments provided through access to major Korean electronics industries and a nationally funded VLSI research laboratory with which their Korean counterparts maintain close research cooperation. Korean participation i n the project is supported by the Korea Science and Engineering Foundation (KOSEF). This project adds an international cooperative dimension to the PI's research under NSF Grant No. MIP-9208267. ***
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
SHF: Small: Formal Verification of SQRT and Divider Circuits
  • 批准号:
    2006465
  • 项目类别:
    Standard Grant
  • 资助金额:
    $40.0万
  • 财政年份:
    2020
  • 负责人:
    Maciej Ciesielski
  • 依托单位:
SHF: Small: Word-level Abstraction of Arithmetic Gate-level Circuits
  • 批准号:
    1617708
  • 项目类别:
    Standard Grant
  • 资助金额:
    $45.0万
  • 财政年份:
    2016
  • 负责人:
    Maciej Ciesielski
  • 依托单位:
SHF: Small: Network Flow Approach to Functional Verification of Arithmetic Circuits
  • 批准号:
    1319496
  • 项目类别:
    Standard Grant
  • 资助金额:
    $35.0万
  • 财政年份:
    2013
  • 负责人:
    Maciej Ciesielski
  • 依托单位:
SHF: Small: Advances in Distributed Spatial-Parallel Event-Driven HDL Simulation
  • 批准号:
    1017530
  • 项目类别:
    Standard Grant
  • 资助金额:
    $44.81万
  • 财政年份:
    2010
  • 负责人:
    Maciej Ciesielski
  • 依托单位:
海外基金