US-France/Germany Cooperative Research: Circuit and System Verification using Word-Level Information
US-France/Germany Cooperative Research: Circuit and System Verification using Word-Level Information
批准号:
0233206
负责人:
Maciej Ciesielski
金额:
$2.21万
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
2003
资助国家:
美国
项目状态:
已结题
起止时间:
2003-02-15 至 2006-01-31
中文摘要
点击翻译按钮获取中文摘要
英文摘要
0233206CiesielskiThis three-year award for US-France-Germany cooperative research involves researchers and students at the University of Massachusetts, University of Montpellier II, University of Bretagne in France, and the University of Bremen in Germany. Maciej Ciesielski in the US, Bruno Rouzeyre and Emmanuel Boutillon in France, and Rolf Drechsler in Germany plan an international project to develop new software computer tools. The objective is to develop fundamental techniques in design verification and architectural synthesis based on modern data structures, such as decision diagrams. They will explore the application of Taylor Expansion Diagrams (TED) to verification designs at the behavioral and register transfer levels (RTL). They will also investigate the application of TEDs to architectural synthesis from algorithmic descriptions. The project takes advantage of complementary expertise in architectural and high level synthesis, test, and binary/word-level decision diagrams. This award represents the US side of parallel proposals to the NSF, the CNRS, and the DAAD. NSF will cover travel funds and living expenses for the US investigator and graduate students. CNRS and DAAD will support visits by French and German researchers and graduate students to the United States.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
SHF: Small: Formal Verification of SQRT and Divider Circuits
-
批准号:2006465
-
项目类别:Standard Grant
-
资助金额:$40.0万
-
财政年份:2020
-
负责人:Maciej Ciesielski
-
依托单位:
SHF: Small: Word-level Abstraction of Arithmetic Gate-level Circuits
-
批准号:1617708
-
项目类别:Standard Grant
-
资助金额:$45.0万
-
财政年份:2016
-
负责人:Maciej Ciesielski
-
依托单位:
SHF: Small: Network Flow Approach to Functional Verification of Arithmetic Circuits
-
批准号:1319496
-
项目类别:Standard Grant
-
资助金额:$35.0万
-
财政年份:2013
-
负责人:Maciej Ciesielski
-
依托单位:
SHF: Small: Advances in Distributed Spatial-Parallel Event-Driven HDL Simulation
-
批准号:1017530
-
项目类别:Standard Grant
-
资助金额:$44.81万
-
财政年份:2010
-
负责人:Maciej Ciesielski
-
依托单位:
Verification-Aware Algorithmic Synthesis based on Canonical Data Flow Representation
-
批准号:0702506
-
项目类别:Continuing Grant
-
资助金额:$0.0万
-
财政年份:2007
-
负责人:Maciej Ciesielski
-
依托单位:
SBIR Phase I: HW-Accelerated Verification with TestBench Caching and Reduced Design Compilation
-
批准号:0339399
-
项目类别:Standard Grant
-
资助金额:$10.0万
-
财政年份:2004
-
负责人:Maciej Ciesielski
-
依托单位:
Taylor Expansion Diagrams: A Compact Canonical Representation for RTL Verification
-
批准号:0204146
-
项目类别:Continuing Grant
-
资助金额:$28.0万
-
财政年份:2002
-
负责人:Maciej Ciesielski
-
依托单位:
Logic-Layout Co-Synthesis for PTL/CMOS Logic
-
批准号:9901254
-
项目类别:Continuing Grant
-
资助金额:$25.07万
-
财政年份:1999
-
负责人:Maciej Ciesielski
-
依托单位:
New Directions in Sequential Synthesis and Optimization
-
批准号:9613864
-
项目类别:Continuing Grant
-
资助金额:$26.82万
-
财政年份:1997
-
负责人:Maciej Ciesielski
-
依托单位:
U.S.-Korea Cooperative Research: High Performance Synthesis with Wave Pipelining
-
批准号:9311863
-
项目类别:Standard Grant
-
资助金额:$1.62万
-
财政年份:1994
-
负责人:Maciej Ciesielski
-
依托单位:
High-Performance VLSI Synthesis with Wave Pipelining
-
批准号:9208267
-
项目类别:Continuing Grant
-
资助金额:$25.24万
-
财政年份:1992
-
负责人:Maciej Ciesielski
-
依托单位:
FSM Decomposition for Area and Performance Optimization: From Function to Layout
-
批准号:9013013
-
项目类别:Standard Grant
-
资助金额:$15.15万
-
财政年份:1991
-
负责人:Maciej Ciesielski
-
依托单位:
Research Initiation: Interconnect Delay and Clock Skew Optimization in VLSI Circuits
-
批准号:8809838
-
项目类别:Standard Grant
-
资助金额:$5.99万
-
财政年份:1988
-
负责人:Maciej Ciesielski
-
依托单位:
海外基金